

**CATEGORY:** 

# **CLEARED**

Tegal Department, 20BN 면.O. Box 10301 Palo Alto, California 94303-0890

ATTORNEY DOCKET NO. 10961260-1

## IN THE U.S. PATENT AND TRADEMARK OFFICE Patent Application Transmittal Letter

♥
ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility ( ) Design

(X) original patent application,

( ) continuation-in-part application



INVENTOR(S): Min Cao et al

TITLE:

Local Oxidation Of A Sidewall Sealed Shallow Trench For Providing Isolation Between

**Devices Of A Substrate** 

Enclosed are:

(X)	The Declaration and Power of Attorney.	(X) signed	( )	unsigned or partial	ily signed
(X)	5 sheets of drawings (one set)				
( )	Information Disclosure Statement and Form	m PTO-1449	(	) Associate Power of	of Attorney
( )	Priority document(s) ( )(Other)		•	(fee \$	)

CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY					
(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	. (5 TOT	
TOTAL CLAIMS	9 — 20	0	X \$ 18	\$	0
INDEPENDENT CLAIMS	3 — 3	0	χ \$ 78	\$	0
ANY MULTIPLE DEPENDENT CLAIMS	0		\$ 260	\$	0
BASIC FEE: Design ( \$310.00 ); Utility ( \$760.00 )			\$	760	
TOTAL FILING FEE OTHER FEES				\$	760
				\$	
TOTAL CHARGES TO DEPOSIT ACCOUNT			\$	760	

Charge \$ 760 to Deposit Account 08-2025. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16, 1.17,1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EM 155 891 295 US

Date of Deposit <u>Accemble</u> 21, 1998

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C., 20231.

By Melia I al Fuzmas

Typed Name: Nelia T. de Guzman

Respectfully submitted,

Min Cao et al

By Brian R. Short

Brian R. Short

Attorney/Agent for Applicant(s)

Reg. No. 41,309

Date: 12/21/98

Telephone No.: (650) 857-6021

# LOCAL OXIDATION OF A SIDEWALL SEALED SHALLOW TRENCH FOR PROVIDING ISOLATION BETWEEN DEVICES OF A SUBSTRATE

#### FIELD OF INVENTION

This invention relates generally to semiconductor device isolation. In particular, it relates to local oxidation of a sidewall sealed shallow trench for providing isolation between devices formed in a substrate.

#### **BACKGROUND**

Integrated circuits include substrates which generally include active devices formed in proximity to each other. Increasing the density of active devices included on a substrate requires the active devices to be formed more closely to each other. If the active devices are too close to each other, the active devices can electrically connect to each other. Alternatively, signals from one active device can couple to a neighboring active device. This coupling or crosstalk can degrade the performance of the active devices. Therefore, typically some type of isolation structure must be formed between active devices to prevent the active devices from being electrically connected and to prevent coupling of signals between the active devices.

5

Figure 1 shows a first type of isolation structure 8 typically used to isolate active devices of a substrate 10. The isolation structure 8 shown in Figure 1 is formed using a local oxidation of silicon (LOCOS) technique. LOCOS isolation structures include the surface of an active semiconductor substrate 10 being oxidized between active device regions 12, 14 of the semiconductor substrate 10 surface to help prevent electronic interactions between adjacent active device regions 12, 14.

The effectiveness of LOCOS isolation structures degrades significantly as the active device regions 12, 14 become closer together due to parasitic currents that can develop between adjacent devices 12, 14 beneath the LOCOS structures. Additionally, the LOCOS isolation structure 8 is too wide to allow the active device regions 12, 14 to be formed too close to each other.

Figure 2 shows a second type of isolation structure typically used to isolate active device regions 24, 26 of a substrate 20. The isolation structure shown in Figure 2 is formed by etching a trench 22 in a silicon substrate 20 between the active device regions 24, 26, and filling the trench 22 with an isolation material such as silicon oxide. Generally, the deeper the trench 22, the greater the isolation between the active device regions 24, 26. Generally, the narrower the trench 22, the closer the active device regions 24, 26 can be with respect to each other. However, if the trench 22 is deep and narrow, the trench 22 can be very difficult to form. That is, deep narrow trenches can be difficult to properly fill with an isolation material.

5

It is desirable to have a substrate isolation structure which allows active device regions of the substrate to be formed close to each other while still maintaining isolation between the active device regions. It is desirable that the substrate isolation structure provide more isolation between the active device regions than LOCOS isolation and trench isolation structures.

#### SUMMARY OF THE INVENTION

The present invention is an substrate isolation method and structure which allows active device regions of the substrate to be formed close to each other while still maintaining isolation between the active device regions. The substrate isolation structure provides more isolation between the active device regions than LOCOS isolation and trench isolation structures.

A first embodiment of this invention includes semiconductor isolation structure. The semiconductor isolation structure includes a substrate. A first device and a second device are formed within the substrate. An isolation region is formed within the substrate between the first device and the second device. The isolation region includes a deep region which extends into the substrate. The deep region includes a deep region cross-sectional area. A shallow region extends to the surface of the substrate. The shallow region includes a shallow region cross-sectional area. The deep region cross-sectional area is greater than the shallow region cross-sectional area.

A second embodiment includes a semiconductor isolation structure. The semiconductor isolation structure includes a substrate. A first device and a second device are formed within the

5

substrate. An isolation region is formed within the substrate between the first device and the second device. The isolation region includes an deep region which extends into the substrate. The deep region includes an oxide. A shallow region extends to the surface of the substrate. The shallow region includes a protective wall. The protective wall can be formed from an oxide and a nitride.

A third embodiment includes method of forming an isolation structure within a substrate. The method includes forming a trench in the substrate. A protective wall layer is formed within the trench. A bottom portion of the protective wall layer is removed exposing a surface of the substrate. The exposed surface of the substrate is directly oxidized. Finally, the trench is filled with an isolation material. The isolation material can be an oxide.

A fourth embodiment is similar to the third embodiment. The the step of removing a bottom portion of the protective wall layer exposing a surface of the substrate of the fourth embodiment includes removing the bottom portion of the protective wall layer exposing the substrate, and forming a second trench in the exposed substrate forming an exposed surface.

Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

5

### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a prior art LOCOS isolation structure.

Figure 2 shows a prior art trench isolation structure

Figure 3 shows an embodiment of the invention.

Figure 4 shows a substrate in which an oxide layer and a nitride layer have been deposited.

Figure 5 shows a first trench having been etched through the oxide layer, the nitride layer and into the substrate.

Figure 6 shows an oxide layer grown on a substrate surface exposed during the formation of the first trench.

Figure 7 shows the nitride layer and the oxide layer having been etched at the bottom of the first trench.

Figure 8 shows the exposed substrate at the bottom of the first trench having been directly oxidized.

5

Figure 9 shows the first trench having been filled with an oxide and then polished down to the surface of the substrate.

Figure 10 shows the trench formed by the processing step of Figure 7, in which a second trench is etched further into the exposed substrate at the bottom of the first trench.

Figure 11 shows the exposed substrate at the bottom of the second trench having been directly oxidized.

Figure 12 the first trench and the second trench having been filled with an oxide and then polished down to the surface of the substrate 300.

#### **DETAILED DESCRIPTION**

As shown in the drawings for purposes of illustration, the invention is embodied in a method and structure for isolating active device regions of a substrate. The isolation structure of the invention provides for an isolation structure which is deeper than LOCOS or trench isolation structures. The isolation structure includes a unique shape which increase the isolation provided by the isolation structure.

Figure 3 shows an embodiment of the invention. This embodiment includes a isolation region formed in a substrate 300. The isolation region includes an deep region 308 and a

5

shallow region 306. Generally, the isolation region is formed between active device regions 302, 304 of the substrate 300.

The shallow region 306 extends to the surface of the substrate 300. The shallow region 306 includes a wall which generally includes a first wall material 320 and a second wall material 330. The existence of the wall is a result of the unique processing steps used to form the isolation region. The unique processing steps provide the unique structure of the isolation region according to the invention. The presence of the wall allow for formation of a deeper isolation region than prior art LOCOS and prior art trench isolation structures.

Generally, the first wall material 320 consists of a silicon nitride material. Generally, the second wall material 330 consists of an oxide material. Other types of materials can be used for the first wall material 320 and the second wall material 330.

The first wall material 320 provides a sealing function which is utilized during the fabrication of the isolation region to allow for the fabrication of the deep region 308. Fabrication of the deep region 308 will be discussed later.

The second wall material 330 provides stress relief between the silicon nitride first wall 320 and the substrate 300. The second wall material 330 also provides a low defect density between the second wall and the substrate 300. Without the second wall material 330, the silicon nitride first wall 320 would directly contact the substrate 300, which is undesirable.

The formation of the deep region 308 provides for a deeper isolation structure than presently existing isolation structures. In addition, the deep region 308 includes a deep region cross-sectional area 335 which can be larger than a shallow region cross-sectional area 337 of the shallow region 306. The deep region cross-sectional area 335 of the deep region 308 being larger than the shallow region cross-sectional area 337 of the shallow region 304 improves the isolation between the active device regions 302, 304.

A dashed line 340 of Figure 3 shows the path of leakage current between a p-doped active device region 304 and a P-type substrate 300. Without the unique wide deep region cross-sectional area 335 of the deep region 308 of the invention, the length of the dashed line 340 representing the path of the leakage current would be much shorter. The result being reduced isolation between the active device regions 302, 304.

The embodiment shown in Figure 3 includes a P-type substrate, an N-well, a P-well, a p-doped active device region 304 and an n-doped active device region 304. This configuration is shown merely as an example of the type of active device regions the isolation structure according to the invention can be used to isolate. The isolation structure of the invention can be used to isolate other types of active device regions as well.

20

Figures 4-9 show processing steps which may be used to form the embodiment shown in Figure 3.

5

Figure 4 shows a substrate 300 in which a silicon oxide layer 410 has been thermally grown and a silicon nitride layer 420 has been deposited. Thermally growing silicon oxide is well known in the art of semiconductor processing. The silicon nitride layer is deposited through a low pressure chemical vapor deposition (LPCVD) process. LPCVD is well known in the art of semiconductor processing.

Figure 5 shows a trench 510 having been etched through the oxide layer 410, the nitride layer 420 and into the substrate 300. The shape and location of the trench are determined through photo lithography. Photo lithography generally includes the deposition and removal of a resist layer. Photo lithography is well known in the art of semiconductor processing.

Figure 6 shows an oxide layer 610 grown on a surface of the substrate 300 exposed during the formation of the trench 510. A nitride layer 620 is deposited over the oxide layer 610 and the nitride layer 420. Again, the oxide layer 610 is thermally grown. The nitride layer 620 is generally deposited using LPCVD.

Figure 7 shows the nitride layer 620 and the oxide layer 610 having been etched exposing the bottom of the trench 510. The oxide layer 610 is generally dry etched.

Figure 8 shows the exposed substrate at the bottom of the trench having been directly oxidized. Again, the direct oxidation is typically thermally grown.

5

Figure 9 shows the trench having been filled with an oxide 910 and then polished down to the surface of the substrate 300. The remaining portions of the nitride layer 620 and the oxide layer 610 form shallow region walls 920, 930. The oxide 910 is generally deposited by LPCVD. The oxide 910 is polished by a chemical mechanical polish (CMP) process. The shallow region wall 920 corresponds with the second wall material 330 of the embodiment shown in Figure 3. The shallow region wall 930 corresponds with the first wall material 320 of the embodiment shown in Figure 3.

Figures 10-12 show the processing steps of an alternate embodiment of the invention.

Figure 10 shows the trench formed by the processing step of Figure 7, in which a second trench 1010 is etched further into the exposed substrate at the bottom of the original trench.

Again, the shape and location of the second trench 1010 are determined through photo lithography. The second trench 1010 is generally formed by a dry etch process.

Figure 11 shows the exposed substrate at the bottom of the second trench 1010 having been directly oxidized. Again, the direct oxidation is typically thermally grown.

Figure 12 both trenches 510, 1010 having been filled with an oxide 1210 and then polished down to the surface of the substrate 300. The remaining portions of the nitride layer and the oxide layer 610 form shallow region walls 1220, 1230. The oxide 1210 is generally deposited by LPCVD. The oxide 1210 is polished by a chemical mechanical polish (CMP)

process. The shallow region wall 1220 corresponds with the second wall material 330 of the embodiment shown in Figure 3. The shallow region wall 1230 corresponds with the first wall material 320 of the embodiment shown in Figure 3.

Although specific embodiments of the invention have been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. The invention is limited only by the claims.

### What is claimed:

1	1. A semiconductor isolation structure comprising:
2	a substrate, the substrate comprising a surface;
3	a first device and a second device formed within the substrate;
4	an isolation region formed within the substrate between the first device and the second
5	device, the isolation region comprising:
6	a deep region which extends into the substrate, the deep region comprising a deep
7	region cross-sectional area;
8	a shallow region which extends to the surface of the substrate, the shallow region
9	comprising a shallow region cross-sectional area; wherein
0	the deep region cross-sectional area is greater than the shallow region cross-
1	sectional area.
1	2. The semiconductor isolation structure as recited in claim 1, wherein the isolation region
2	comprises an oxide.
1	3. The semiconductor isolation structure as recited in claim 1, wherein the shallow region
2	comprises a protective outer wall adjacent to the substrate.
1	4. The semiconductor isolation structure as recited in claim 1, wherein the protective outer wall
2	comprises a layer of Nitride.

5. A semiconductor isolation structure comprising:

polishing the oxide.

1

1 8. The method of forming an isolation structure within a substrate of claim 7, wherein the step of 2 forming a protective wall within the trench comprises: 3 growing an oxide layer on a surface of the trench; and 4 depositing a nitride layer over the oxide layer. 9. The method of forming an isolation structure within a substrate of claim 7, wherein the step of 1 removing a bottom portion of the protective wall layer exposing a surface of the substrate 2 3 comprises: removing a bottom portion of the protective wall layer exposing the substrate; and forming a second trench in the exposed substrate forming an exposed surface.

#### **ABSTRACT**

A semiconductor isolation structure. The semiconductor isolation structure includes a substrate. A first device and a second device are formed within the substrate. An isolation region is formed within the substrate between the first device and the second device. The isolation region includes a deep region which extends into the substrate. The deep region includes a deep region cross-sectional area. A shallow region extends to the surface of the substrate. The shallow region includes a shallow region cross-sectional area. The deep region cross-sectional area is greater than the shallow region cross-sectional area. For an alternate embodiment, the deep region includes an oxide and the shallow region includes a protective wall. The protective wall can be formed from an oxide and a nitride.

20




Figure 1 (Prior Art)




Figure 2 (Prior Art)




Figure 3

\_\_\_\_\_





Figure 4






Figure 6




Figure 7




Figure 8

920, 930, 910

-300

Figure 9




Figure 10




Figure 11




Figure 12

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

ATTORNEY DOCKET NO. 10961260-1

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

	e invention en Sidewall Sea		nch For Providing Is	solation Between Devices Of A
Substrate the specification of w	hich is attache	d hereto unless t	he following box is o	hecked:
•			•	or PCT International Application (if applicable).
	as amended b	y any amendme	nt(s) referred to abo	ne above-identified specification, ove. I acknowledge the duty to CFR 1.56.
Foreign Application(s) and/or I hereby claim foreign prior inventor(s) certificate listed filing date before that of the	rity benefits unde I below and have	r Title 35, United St also identified below	any foreign application for	of any foreign application(s) for patent or r patent or inventor(s) certificate having a
COUNTRY	A	PPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 35 U.S.C. 119
				YES: NO:
				YES: NO:
Provisional Application				<u> </u>
I hereby claim the benefit below:	under Title 35, U	nited States Code S	ection 119(e) of any Unit	red States provisional application(s) listed
	APPLICATION	ON SERIAL NUMBER	FILING DATE	
U. S. Priority Claim				
insofar as the subject mat				a states application(s) listed below and,
manner provided by the fir information as defined in T application and the nationa	rst paragraph of T Title 37, Code of F I or PCT internatio	Fitle 35, United State Federal Regulations, S	cation is not disclosed in es Code Section 112, I a Section 1.56(a) which occ	the prior United States application in the cknowledge the duty to disclose material
manner provided by the find information as defined in T	rst paragraph of T Title 37, Code of F I or PCT internatio	Fitle 35, United State Federal Regulations, S	eation is not disclosed in as Code Section 112, I as Section 1.56(a) which occapplication:	the prior United States application in the cknowledge the duty to disclose material
manner provided by the fir information as defined in T application and the nationa	rst paragraph of T Title 37, Code of F I or PCT internatio	Fitle 35, United State Federal Regulations, Stand filing date of this	eation is not disclosed in as Code Section 112, I as Section 1.56(a) which occapplication:	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior
manner provided by the firinformation as defined in Tapplication and the nationa  APPLICATION SERIAL NULL  POWER OF ATTORNEY:	rst paragraph of Title 37, Code of Fill or PCT internation  MBER	Fille 35, United State Federal Regulations, State Filling date of this FILING DATE  Filling date of this  filling date of this	eation is not disclosed in as Code Section 112, I as Section 1.56(a) which occupplication:  STATU	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned)
manner provided by the firinformation as defined in Tapplication and the nationa  APPLICATION SERIAL NU  POWER OF ATTORNEY: As a named inventor, I h	rst paragraph of Title 37, Code of Fill or PCT internation  MBER	Fille 35, United State Federal Regulations, S Filling date of this FILING DATE  For a following attorney( mark Office connected)	eation is not disclosed in as Code Section 112, I as Section 1.56(a) which occupplication:  STATU	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned))
manner provided by the firinformation as defined in Tapplication and the nationa  APPLICATION SERIAL NU  POWER OF ATTORNEY: As a named inventor, I have the provided by the firing incomparison of the first provided by the	rst paragraph of Title 37, Code of Fill or PCT internation  MBER  Dereby appoint the Patent and Trade	Fille 35, United State Federal Regulations, Sonal filing date of this FILING DATE  For following attorney( mark Office connected Schulze	eation is not disclosed in as Code Section 112, I as Section 1.56(a) which occupilication:  STATU	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned)
POWER OF ATTORNEY: As a named inventor, I h transact all business in the Brian R. Short Reg. No. 41,309  Send Correspondence	rst paragraph of Title 37, Code of Fill or PCT internation  MBER  Dereby appoint the Patent and Trade  Herbert R.  Reg. No.	Fille 35, United State Federal Regulations, Sonal filing date of this FILING DATE  For following attorney( mark Office connected Schulze	eation is not disclosed in as Code Section 112, I as Section 1.56(a) which occupplication:  STATU  s) and/or agent(s) listed at therewith.  Ian Hardcastle	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned))  below to prosecute this application and Timothy Rex Croll Reg. No. 36,771
POWER OF ATTORNEY: As a named inventor, I h transact all business in the Brian R. Short Reg. No. 41,309  Send Correspondence IP Administration	rst paragraph of Title 37, Code of Fill or PCT internation  MBER  mereby appoint the Patent and Trade  Herbert R.  Reg. No.  to:	Fille 35, United State Federal Regulations, Sonal filing date of this FILING DATE  For following attorney( mark Office connected Schulze	estion is not disclosed in as Code Section 112, I as Section 1.56(a) which occupilitation:  STATU  s) and/or agent(s) listed at therewith.  Ian Hardcastle  Reg. No. 34,075  Direct Telepho	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned))  below to prosecute this application and Timothy Rex Croll Reg. No. 36,771  ne Calls To:
POWER OF ATTORNEY: As a named inventor, I h transact all business in the Brian R. Short Reg. No. 41,309  Send Correspondence IP Administration Legal Department, 206 HEWLETT-PACKARD (	rst paragraph of Title 37, Code of Fill or PCT internation  MBER  mereby appoint the Patent and Trade  Herbert R.  Reg. No.  to:	Fille 35, United State Federal Regulations, Sonal filing date of this FILING DATE  For following attorney( mark Office connected Schulze	eation is not disclosed in second Section 112, I assection 1.56(a) which occupilication:  STATU  s) and/or agent(s) listed therewith.  lan Hardcastle  Reg. No. 34,075  Direct Telepho  Brian R. Short	cknowledge the duty to disclose material curred between the filing date of the prior (IS (patented/pending/abandoned)  below to prosecute this application and Timothy Rex Croll Reg. No. 36,771  ne Calls To:
POWER OF ATTORNEY: As a named inventor, I htransact all business in the Brian R. Short Reg. No. 41,309  Send Correspondence IP Administration Legal Department, 20E HEWLETT-PACKARD (P.O. Box 10301	rst paragraph of Title 37, Code of Fill or PCT internation  MBER  Dereby appoint the Patent and Trade  Herbert R.  Reg. No.  to:  BN  COMPANY	Fille 35, United State Federal Regulations, Sonal filing date of this FILING DATE  For following attorney( mark Office connected Schulze	estion is not disclosed in as Code Section 112, I as Section 1.56(a) which occupilitation:  STATU  s) and/or agent(s) listed at therewith.  Ian Hardcastle  Reg. No. 34,075  Direct Telepho	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned))  below to prosecute this application and Timothy Rex Croll Reg. No. 36,771  ne Calls To:
POWER OF ATTORNEY: As a named inventor, I htransact all business in the Brian R. Short Reg. No. 41,309  Send Correspondence IP Administration Legal Department, 206 HEWLETT-PACKARD (P.O. Box 10301 Palo Alto, California 94 I hereby declare that made on information the knowledge that y	rest paragraph of Title 37, Code of Fill or PCT internation  MBER  Dereby appoint the Patent and Trade  Herbert R.  Reg. No.  1303-0890  It all statement and belief are willful false statement on 1001 of Tit	FILING DATE  rederal Regulations, Sonal filing date of this FILING DATE  refollowing attorney(mark Office connected Schulze)  30,682  s made herein of the believed to be to the tements and the life 18 of the Unit	station is not disclosed in second Section 1.12, I assection 1.56(a) which occupation:  STATU  s) and/or agent(s) listed of therewith.  Ian Hardcastle  Reg. No. 34,075  Direct Telepho  Brian R. Short  (650) 857-60  f my own knowledge oue; and further that like so made are putted States Code and	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned))  below to prosecute this application and Timothy Rex Croll Reg. No. 36,771  ne Calls To:  21  e are true and that all statements these statements were made with inishable by fine or imprisonment that such willful false statements
POWER OF ATTORNEY: As a named inventor, I htransact all business in the Brian R. Short Reg. No. 41,309  Send Correspondence IP Administration Legal Department, 206 HEWLETT-PACKARD (P.O. Box 1030 f Palo Alto, California 94 I hereby declare that made on information the knowledge that yor both, under Section	rest paragraph of Title 37, Code of Fill or PCT internation  MBER  MEER  MEER  MEER  MEER  MEREN  MEER  MEREN  MER	FILING DATE  rederal Regulations, Sonal filing date of this FILING DATE  refollowing attorney(mark Office connected Schulze)  30,682  s made herein of the believed to be to the tements and the life 18 of the Unit	station is not disclosed in second Section 1.12, I assection 1.56(a) which occupation:  STATU  s) and/or agent(s) listed of therewith.  Ian Hardcastle  Reg. No. 34,075  Direct Telepho  Brian R. Short  (650) 857-60  f my own knowledge oue; and further that like so made are putted States Code and	the prior United States application in the cknowledge the duty to disclose material curred between the filing date of the prior (S (patented/pending/abandoned))  below to prosecute this application and Timothy Rex Croll Reg. No. 36,771  ne Calls To:  21  e are true and that all statements these statements were made withinishable by fine or imprisonment that such willful false statements n.

Inventor's Signature

Post Office Address:

Same As Residence

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (continued)

#### ATTORNEY DOCKET NO. 10961260-1

Full Name of # 2 joint inventor:	Paul J. Vande Voorde	Citizenship: US			
Residence:	168 Arbor Lane San Mateo,	California 94403			
Post Offjæe Address:	Same As Residence				
Paul & Vairl Ve	ozel .	12/17/98			
Inventor's Signature		Date			
Full Name of # 3 joint inventor:		Citizenship: US			
Residence:	144 Hillbrook Drive, Los Gatos, California 95032				
Post Office Address:	Same as residence				
Inventor's Signature	<u>e</u>				
inventor & Signature		Date			
		110			
Full Name of # 4 joint inventor:	377 Lunada Drive, Los Altos	Collifornia 94022			
Residence:	Same as residence	, Camornia 94022			
Post Office Address:	Same as residence	1			
Inventor's Signature	waned	12,17,98.			
Full Name of # 5 joint inventor	:	· Citizenship:			
Residence:					
Post Office Address:					
		•			
Inventor's Signature		Date			
	•				
Full Name of # 6 joint inventor	r:	Citizenship:			
Residence:					
Post Office Address:					
Inventor's Signature		<u> </u>			
inventor's Signature		Date			
	•				
	r:	Citizenship:			
Residence:					
Post Office Address:					
Inventor's Signature		Date			
Full Name of # 8 joint invento	or:	Citizenship:			
Residence:					
Post Office Address:					
Inventor's Signature		Date			